“Memory-Centric Network-on-Chip for Power Efficient Execution of Task-Level Pipeline on a Multi-Core Processor”, IET Computers & Digital Techniques, Vol. 3, No. 5, 2009