“A 36 Heterogeneous Core Architecture with Resource-Aware Fine-grained Task Scheduling for Feedback Attention based Object Recognition”, IEEE Symposium on Low-Power and High-Speed Chips (COOLCHIPS), 2010