News

Congratulations! We have a paper accepted to AAAI Conference on Artificial Intelligence(AAAI), 2025 “AoP-SAM: Automation of Prompts for Efficient Segmentation”

Congratulations! We have a paper accepted to IEEE Journal of Solid-State Circuits (JSSC), 2025 “Hawkeye: A Point Cloud Neural Network Processor with Virtual Pillar and Quadtree-based Workload Management for Real-Time Outdoor BEV Detection”

Congratulations! We have a paper accepted to IEEE International Symposium on High-Performance Computer Architecture (HPCA) 2025 “EXION: Exploiting Inter- and Intra-Iteration Output Sparsity for Diffusion Models”

Congratulations! We have a paper accepted to IEEE Transactions on Emerging Topics in Computing (TETC) 2024 “Darwin: A DRAM-based Multi-level Processing-in-Memory Architecture for Column-Oriented Database”

Congratulations! We have a paper accepted to IEEE International Solid-State Circuits Conference (ISSCC) 2025 “HuMoniX: A 57.3 fps 12.8 TFLOPS/W Text-to-Motion Processor with Inter-Iteration Output Sparsity and Inter-Frame Joint Similarity”

Congratulations! We have a paper accepted to ACM/IEEE International Symposium on Microarchitecture (MICRO), 2024 “AdapTiV: Sign-Similarity based Image-Adaptive Token Merging for Vision Transformer Acceleration”

Congratulations! We have a paper accepted to IEEE Micro, 2024 “LPU: A Latency-Optimized Highly Scalable Processor for Large Language Model Inference”

Congratulations! We have a paper accepted to ACM/IEEE International Conference on Computer-Aided Design(ICCAD), 2024 “APINT: A Full-Stack Framework for Acceleration of Privacy-Preserving Inference of Transformers based on Garbled Circuits”

Congratulations! We have a paper accepted to Symposium on European Solid-State Electronics Research Conference(ESSERC), 2024 “A 28nm 4.96 TOPS/W End-to-End Diffusion Accelerator with Reconfigurable Hyper-Precision and Unified Non-Matrix Processing Engine” Sungyeob Yoo, Geonwoo Ko, Seri Ham, Seeyeon Kim, Yi Chen, and Joo-Young Kim

Congratulations! We have a paper accepted to Symposium on European Solid-State Electronics Research Conference(ESSERC), 2024 “A 19.36TOPS/W 2T1C eDRAM Transformer-in-Memory Chip with Sparsity-Aware Quantization and Heterogeneous Dense-Sparse Core” Donghyuk Kim, Jae-Young Kim, Hyunjun Cho, Seungjae Yoo, Sukjin Lee, Sungwoong Yune, Hoichang Jeong, Keonhee Park, Ki-soo Lee, Jongchan Lee, Chanheum Han, Gunmo Koo, Yuli Han, Jaejin […]