Join CastLab
  • Home
  • Research
    • AI Accelerators
    • Multi-FPGA Systems
    • Processing-in-Memory
    • Near-Data Processing
  • People
    • Professor
    • Our Team
    • Alumni
  • Publications
    • Conference Papers
    • Journal Papers
    • Patents
    • Books
    • Open Source
  • Talks & Events
  • Awards
  • News
  • LINKEDIN
  • April 25, 2022
  • Comments off

“Design of Processing-in-Memory with Triple Computational Path and Sparsity Handling for Energy-Efficient DNN Training” IEEE Journal on Emerging and Selected Topics in Circuits and Systems (JETCAS), 2022.

Paper Link: https://ieeexplore.ieee.org/document/9760420

Post navigation

Previous post
Next post

Recent Posts

June 04, 2025

[ESSERC 2025] Donghyuk Kim and In-Jun Jung’s paper on D3TA: 38.9TOPS/W Transformer Accelerator with Dual-Port 3T-eDRAM Digital Compute-In-Memory Using HyperAttention and Triple-Sparsity-Handling is accepted

June 04, 2025

[TC 2025] Wontak Han’s paper on SAL-PIM: A Subarray-level Processing-in-Memory Architecture with LUT-based Linear Interpolation for Transformer-based Text Generation is accepted

April 02, 2025

[VLSI 2025] Jung-Hoon Kim’s paper on Adelia: A 4nm LLM Accelerator with Streamlined Dataflow and Dual-Mode Parallelization for Efficient Generative AI Inference is accepted

Address: #4209, School of Electrical Engineering (E3-2), KAIST, 291 Daehak-ro, Yuseong-gu, Daejeon 34141, South Korea     Tel: +82-42-350-7461     Email: castlab@kaist.ac.kr

Copyright© 2019 - CastLab