“A 372ps 64-bit Adder using Fast Pull-up Logic in 0.18-um CMOS”, IEEE International Symposium on Circuit and Systems (ISCAS), 2006